Abstract-In this paper, we propose a novel operation of a MOSFET that is suitable for ultra-low voltage (0.6 V and below) VLSI circuits. Experimental demonstration was carried out in a Silicon-On-Insulator (SOI) technology. In this device, the threshold voltage of the device is a function of its gate voltage, i.e., as the gate voltage increases the threshold voltage (Vt) drops resulting in a much higher current drive than standard MOSFET for low-power supply voltages. On the other hand, Vt is high at Vgs = 0, therefore the leakage current is low. We provide extensive experimental results and two-dimensional (2-D) device and mixed-mode simulations to analyze this device and compare its performance with a standard MOSFET. These results verify excellent inverter dc characteristics down to V dd = 0:2 V, and good ring oscillator performance down to 0.3 V for Dynamic Threshold-Voltage MOSFET (DTMOS).
D
URING the past few years demand for high-performance and low-power digital systems has grown rapidly. Several factors have contributed to this fast growth. First, laptop and notebook computers, and personal communication systems have gained popularity. Consequently, portable applications that traditionally required a modest performance (such as wrist watches and calculators), are now dominated by devices that demand a very high performance. The demand for portability of these new systems limits their battery weight and size, placing a severe constraint on their power dissipation. Second, speed, density, and size of nonportable CMOS based systems have increased considerably in recent years. Thus, power consumption that was not a concern in these systems, is now becoming a critical parameter.
The most common approach for reducing power is power supply scaling. This is due to the fact that in CMOS digital circuits, delivered power is proportional to the square of power supply voltage (1) where is the power consumed by one gate, is the total switching capacitance of the gate, is the power supply volt- Publisher Item Identifier S 0018-9383(97) 01484-6. age, and is the average cooperating frequency of that gate. Since power supply reduction below three times the threshold voltage (3 ) will degrade circuit speed significantly, scaling of the power supply should be accompanied by threshold voltage reduction [1] . However, the lower limit for threshold voltage is set by the amount of off-state leakage current that can be tolerated (due to standby power consideration in static circuits, and avoidance of failure in dynamic circuits and memory arrays), and ideally should be no less than 0.4 V. It is seen that if standard MOSFET's are used, a lower bound for power supply voltage or a larger leakage current become inevitable. To extend the lower bound of power supply to ultra-low voltages (0.6 V and below), we propose a Dynamic Threshold Voltage MOSFET (DTMOS) having a high at zero bias and a low at . This paper is organized as follows: Section II describes device structure and fabrication. Section III provides DTMOS theory of operation, and experimental and simulation results comparing DTMOS and standard MOSFET. Section IV contains further discussion of DTMOS and concluding remarks.
II. DEVICE STRUCTURE AND FABRICATION
The Silicon-On-Insulator (SOI) devices used in the study were built on SIMOX and BESOI wafers. The buried oxide thickness was 370-400 nm for SIMOX wafers and approximately 1 mm for BESOI wafers. The final SOI film thickness varied from 130 to 160 nm. Mesa active islands were created by plasma-etching a nitride/oxide/silicon stack stopping at buried oxide. A 100-nm oxide was grown on the mesa sidewalls to prevent low-edge devices and gate oxide defects at the mesa corners. Threshold implants were then performed, resulting in concentrations of -/cm . Gate oxides of 6.4 nm and 10 nm thickness were grown, followed by the deposition of 300 nm of undoped polysilicon. Oxygen plasma "ashing" was done to the gate photoresist to achieve effective channel lengths down to 0.2 m [2] . High-dose arsenic and boron source/drain and polysilicon gate implants were used to create NMOSFET's and PMOSFET's with N and P poly gates, respectively. The combination of silicon film thickness, doping concentration, and gate type resulted in nonfully depleted (NFD) devices. Important parameters of the two resulting technologies are given in Table I .
Some test devices had a four-terminal layout to provide separate source, drain, gate, and body contacts, illustrated in Fig. 1 . This allows for operation of the device in the standard MOSFET mode, or in DTMOS mode: the body is 0018-9383/97$10.00 © 1997 IEEE either floated or grounded in the MOSFET mode. The gate is tied to the body in the DTMOS mode, shown in Fig. 2 . Besides the four-terminal test device, DTMOS devices with hard local gate-to-body connections were also fabricated as shown in Fig. 3 . This connection uses an oversized metal-to-P contact window aligned over a "hole" in the poly gate [3] . The metal shorts the gate and the P region (for N-DTMOS). This contact requires minimal area and no additional processing steps. Standard CMOS, and DTMOS-based CMOS ring oscillators were also fabricated in the same process. All device processing was performed in the University of California Microfabrication Laboratory.
III. DTMOS ANALYSIS

A. Theory of Operation
The analysis provided here is for NMOS device, with its extension to PMOS device being straightforward. In DTMOS the floating body and gate of SOI MOSFET are tied together, as illustrated in Fig. 2 . Although a similar configuration was proposed before by Colinge [3] and later in [4] - [6] , all the authors tried to exploit the extra current produced by the lateral Fig. 2 . Cross section of an SOI NMOSFET with body and gate tied together. Fig. 3 . Gate-to-body connection by using aluminum to short the poly gate to the P + region. A large metal-to-P + contact window is aligned over a "hole" in the poly gate. This contact requires no additional processing steps. bipolar transistor. This requires the body voltage to be 0.6 V or larger. The extra drain (collector) current comes at the cost of a large input (base) current, which contributes much more to the standby current than the drain leakage current. We report large improvement in over standard MOSFET even when gate (body) voltage is kept below 0.6 V. Although the same idea can be used in bulk devices, isolation of the MOSFET body can be accomplished more easily in SOI, where, because of very small junction areas, base current and capacitances can Table I . Four terminal devices similar to Fig. 1 were used for these measurements.
be also much less than a bulk DTMOSFET. In [3] - [6] , the increase of drain current over standard MOSFET at low gate voltages was interpreted as contribution of the lateral bipolar transistor with current gains as high as 10 . As we will show below, a better explanation is the reduction of MOS threshold voltage because of forward body bias.
Body bias effect is normally studied in the reverse bias regime, where threshold voltage increases as body-to-source reverse bias is made larger. DTMOS operates in the exact opposite regime. Namely, the body-source junction is "forward biased" (at less than 0.6 V), forcing the threshold voltage to drop. Fig. 4 illustrates this behavior for NMOSFET, where a separate terminal is used to control the body voltage. In this figure denotes the threshold voltage with body bias set to zero (2) Here is the flat band voltage, is the inversion layer potential, is Si permitivity, is the electron charge, is the channel doping, is the gate oxide capacitance. is given by (3) where . The loci of DTMOS operation is shown by line in Fig. 4 . represents the point where the body (or gate) bias and the threshold voltage become identical. When is less than , DTMOS is in the subthreshold regime. Letting in (3), we can determine (4) Thus, at , is at a desirable and lower value than . This lower threshold voltage does not come at the expense of higher off-state leakage current because at DTMOS and the standard device have the same . In fact, they are identical in all respects and consequently have the same leakage. Reduced compared to is attained through an ideal subthreshold swing of 60 mV/dec. In a DTMOS transistor, the surface potential varies with the gate voltage mV for mV, and a subthreshold swing of 60 mV/dec is achieved. Fig. 5 demonstrates this for PMOS and NMOS devices operated in DTMOS mode and in the standard mode.
An equally important improvement is further obtained above (Fig. 4) . As the gate of DTMOS is raised beyond , threshold voltage, which is now a function of gate bias, drops further. For example, for Tech-B in Fig. 4 , at V, the effective threshold voltage V V compared to V. reaches its minimum ( ) when
Comparison of (3) and (5) with (2), points to the fact that the reduced threshold voltage is due to the reduction of body charge. At body charge is totally eliminated. In Fig. 4 , to obtain the sharpest curve (due to body effect parameter dependence on ) and a curve shifted to the left (an hence the maximum reduction), the highest acceptable doping, i.e., highest acceptable , and a low work function gate material should be used (Fig. 6) . Obviously, the net result of threshold voltage reduction is the increase of inversion charge or equivalently the gate capacitance (6) This is demonstrated in Fig. 7 , where and of DTMOS and standard MOSFET are compared. An interesting interpretation of (6) is that DTMOS provides an effectively thinner gate oxide, in addition to having a that is larger at = 0. Reduction of body charge in DTMOS leads to another advantage, namely higher carrier mobility, as seen in Fig. 8 . This is due to the fact that body charge reduction leads to a lower effective normal field in the channel [7] . This statement becomes more evident when one realizes [8] (7) Assuming = 0 in (2) obviously, lower leads to a lower and higher mobility. The higher mobility and larger inversion charge lead to a higher current drive in DTMOS as seen in Fig. 9 .
In DTMOS operation the upper bound for applied is set by the amount of base current that can be tolerated for low-power VLSI circuits. This is illustrated in Fig. 5 , where PMOS and NMOS device body (base) currents are shown. At V base currents for both PMOS and NMOS devices are less than 2 nA/ m. This current level is tolerable in most circuits, however can not be raised appreciably above 0.6 V due to the exponential rise of this leakage current. Consequently, exploiting the bipolar current might not be practical, as a sizable collector current would require V. The ratio of the drain current to the body (base) current of Fig. 5 can be interpreted as bipolar current gain, and hence the device would have a large current gain [3] - [6] . We believe a more precise interpretation is the threshold voltage reduction by means of forward body bias outlined above. Since for V, the surface potential is lower than the potential in the silicon film, the current is still confined to the inversion layer at the Si/SiO interface in the standard MOSFET. This is verified by 2-D simulation of DTMOS device shown in Fig. 10 , where V. In fact, if the device channel length is not ultra-short, current gain of the lateral bipolar device will be modest. We have demonstrated this with a four-terminal device in Figs. 11 and 12 , where drain (collector) and base currents, and apparent are plotted for several different gate voltages. For positive gate voltages, MOS current is added to the bipolar collector current and the apparent bipolar current gains are very high. However, as is made negative, the MOS current is eliminated and drops to its true bipolar low value, independent of the gate voltage. Thus, for the ratio of drain current to base current can not be interpreted as bipolar current gain.
B. Experimental and Simulation Results
Devices based on technologies A and B were considered in this study. Important parameters of these two technologies are given in Table I . The interconnect load capacitance of each stage was assumed to be equal to total gate capacitance of a stage. The measured inverter dc transfer characteristics Fig. 10 . TMA-MEDICI simulation of an NMOS SOI device with body and gate tied together. As in [4] , the body contact is created below the device for ease of simulation only. The total buried oxide thickness is not shown here.
V gs = V bs = V ds = 0:6 V. of Tech-B is shown in Fig. 13 . If we adopt the criteria of noise margin being at least 0. 4 , and the inverter gain being at least four, this inverter will stay operational down to V. Current drives of DTMOS and standard MOSFET are compared in Fig. 14 for Tech. B. DTMOS drain current is 2.5 times that of the standard device at V, and 5.5 times that of the standard device at V. Again, the subthreshold currents of these two devices are identical at . As was mentioned in Section III-A, DTMOS gate capacitance is larger than the standard MOSFET gate capacitance. However, gate capacitance is only a portion of total switching capacitance, and current drive of DTMOS is much higher than that of the standard MOSFET. Therefore, DTMOS gates are expected to switch faster than regular MOSFET's. A combination of experimental data and mixed-mode simulation results are used to evaluate the ac performance of DTMOS: standard CMOS, and DTMOS-based CMOS ring oscillators were fabricated by the same process, with the results shown in Fig. 15 . Since threshold voltages of devices used in the ring oscillator were high in Tech-A ( V), optimum performance was not achieved for low power supply voltages. For Tech-B, ring oscillators are not available. We assume that gate capacitance in an older technology A amounts to one third of total capacitance, and
Tech-A Tech-B (Table I) , while junction and interconnect capacitances remain the same. The solid line in Fig. 15 shows the expected delay of a ring oscillator based on Tech-B devices, obtained by dividing the measured delay of Tech-A by the ratio of measured 's of Tech-B and Tech-A, and then increasing it by a capacitance factor.
To further compare the ac performance of DTMOS with the standard device, mixed-mode simulations were carried out by employing the 2-D device simulator TMA-MEDICI [9] . The simulation is based on an inverter chain, as shown in Fig. 16(a) . The delay time definition is shown in Fig. 16(b) , Fig. 17 . Simulated delays obtained from the inverter chain of Fig. 16(a) . The 2-D device simulator TMA-MEDICI used in this work. 
m).
The value of C int is equal to the total stage gate capacitance. Node A was assumed to be high and node B was pulsed. (b) Simulated delays obtained using the NAND gate of (a). The reported delay is computed between input nodes and the node named V check .
and described by the following formula [10] : The first inverter in the chain is driven by a waveform with linear rise and fall shown in Fig. 16(b) , with the initial rise time . Since the delay time is extracted from the second inverter, this initial rise time does not affect the result appreciably. Nonetheless, for higher accuracy, we iterated the simulation process and adjusted the value of to nearly match the output signal of the second inverter. We assume that the stage interconnect capacitance dominates and equal to 70 fF, which is respectively, 4.5 and 3 times larger than the total gate capacitance of a stage for Technologies A and B. Tech-A and Tech-B were both simulated, with the results shown in Fig. 17 .
Employing a similar approach as above, a two-input NAND gate (with an inverter as the load) was simulated. The circuit diagram is shown in Fig. 18(a) . In this case we assume the stage load interconnect capacitance to be equal to the total stage gate capacitance, which explains why simulated NAND gate has a smaller delay than a simulated inverter. The worst case values of and were computed and averaged for DTMOS and standard CMOS cases, with the results shown in Fig. 18(b) . All of the above results indicate that speed of DTMOS circuit is superior to that of the standard MOSFET by two to ten times. The improvement is the biggest if the interconnect capacitance dominates.
DTMOS has a slightly higher dynamic power dissipation due to a higher current drive, or a higher effective gate capacitance, as shown in (6) . This is depicted in Fig. 19 , where switching energy of DTMOS inverter is compared to the one of standard CMOS inverter. The dynamic power dissipation is marginal compared to speed enhancement. DTMOS however has a nonzero static power dissipation component. From the base current of Fig. 11 , we can estimate that for 10 transistors (50% NMOS, 50% PMOS), each 1 m wide, with V, total static power dissipation will be equal to 0.3 W which is small for a large microprocessor chip. Note that a process that can reduce forward biased diode current will further improve static power dissipation in DTMOS.
IV. DISCUSSION AND CONCLUSION DTMOS devices described and analyzed in the previous sections by no means represent the optimum realization of DTMOS. These structures can be improved in several fronts, some of which are discussed below. The DTMOS structure depicted in Fig. 3 (and utilized in the ring oscillators) has extra parasitic capacitance around the gate-to-body contact. This capacitance adds to the total switching capacitance and degrades the DTMOS ac performance. Other methods of shorting the body to the gate that eliminate this capacitance are feasible. For example, it is not necessary to use the metal for shorting the body to the gate, as a buried contact concept can be exploited: after the gate oxidation a thin layer of polysilicon (approximately 20-30 nm) is deposited. Next, a mask is used to implant the selected area and to create a contact window by etching the polysilicon layer and the underlying oxide. Subsequently, a thick layer of polysilicon is deposited. This polysilicon layer will be shorted to the silicon film directly in the contact window. Fig. 20 illustrates this configuration. Body-to-gate connection at the device edge (Fig. 3) has the drawback that a wide device may have nonuniform threshold voltage along its width. Providing this connection at both edges of the device, and implementing a wide device as several narrower transistors will alleviate this problem. Also, the n p diode between the n -doped poly and p Si film region poses no problem since the voltage across it will be equal to zero in DTMOS.
In DTMOS, power supply voltage is limited to about 0.6 V or less because of the base current. To mitigate this limitation, an external -limiting scheme can be used: a small transistor is employed to provide the forward bias for the large MOSFET, as illustrated in Fig. 21(a) . The small "limiter" transistor clamps the forward bias to only 0.6 V. Although a harsh area penalty is imposed on minimum size devices, the proposed scheme works particularly well for large transistors, such as clock drivers and large buffers. Fig. 21(b) experimentally demonstrates the operation of this circuit for Tech-B. A separate bias voltage may be avoided for the transistor by making this device a depletion mode MOSFET and grounding its gate, or an enhancement device with the gate connected to . In conclusion, we have shown that a MOSFET can have a high at to achieve low leakage and a low and to achieve high speed. This dynamic variability becomes more beneficial for low power operation at very low voltages. By tying the gate and the body of an SOI MOSFET together, a Dynamic Threshold Voltage MOSFET (DTMOS) is obtained. DTMOS has the theoretically ideal subthreshold swing and higher carrier mobility than the standard MOSFET. Furthermore, DTMOS threshold voltage drops as the gate voltage is raised, resulting in a much higher current drive than a conventional bulk or SOI MOSFET. As the ac and dc experimental and simulation results demonstrate, DTMOS is a good candidate for very low voltage operation. DTMOS also solves the floating body problems of SOI MOSFET's such as transient kink and stability. DTMOS can also be implemented in a bulk technology.
